D692
Journal of The Electrochemical Society, 154 ͑12͒ D692-D696 ͑2007͒
0013-4651/2007/154͑12͒/D692/5/$20.00 © The Electrochemical Society
A Cu Electroplating Solution for Porous Low-k/Cu Damascene
Interconnects
Masashi Shimoyama,a,z Shinichi Chikaki,a Ryotaro Yagi,a Kazuo Kohmura,a
Hirofumi Tanaka,a Nobutoshi Fujii,a Takahiro Nakayama,a Tetsuo Ono,a
Akira Ishikawa,a Hisanori Matsuo,a Keizo Kinoshita,a and Takamaro Kikkawab,c,
*
aMillenium Research for Advanced Information Technology Report, Association of Super-Advanced
Electronics Technology, and bAdvanced Semiconductor Research Center, National Institute of Advanced
Industrial Science and Technology, Tsukuba, Ibaraki 305-8569, Japan
cResearch Center for Nanodevices and Systems, Hiroshima University, Higashi-Hiroshima,
Hiroshima 739-8527, Japan
A Cu electroplating solution applicable to porous silica ultralow-k films ͑k = 2.1͒ without pore sealing was investigated. A
suppressor which causes permeation of Cu electroplating solution was replaced by polyethylene glycol ͑PEG͒ with specific
molecular weight ͑Mw͒. Transmission electron microscopy observation revealed that permeation by the Cu solution into the
porous silica layer can be suppressed by decreasing the molecular weight of the PEG suppressor in the electroplating solution. A
Cu electroplating solution using PEG with Mw = 600 was examined for the low-k porous silica/Cu single-damascene integration
process of 300 mm wafer. The filling characteristics in trenches and the uniformity of Cu film thickness were investigated.
Interline leakage current on low-k/Cu damascene interconnects was successfully reduced by six orders of magnitude using this Cu
plating solution compared with the conventional solution.
© 2007 The Electrochemical Society. ͓DOI: 10.1149/1.2794885͔ All rights reserved.
Manuscript submitted May 31, 2007; revised manuscript received August 28, 2007. Available electronically October 24, 2007.
Scaling of interconnects in ultralarge-scale integrated ͑ULSI͒ cir-
vestigated. Performance of the Cu electroplating solution in terms of
superfilling and thickness uniformity on a 300 mm wafer were ex-
amined. Interline leakage current in porous silica/Cu damascene
structures was also investigated.
cuits requires interlayer materials with a low dielectric constant k for
reducing resistance-capacitance ͑RC͒ signal delay. For achieving
ultralow-k ͑ULK͒ of less than 2.3, introduction of pores into the
dielectric film with increasing porosity is necessary. One failure
mode of porous low-k films is voiding, which often occurs after
processing. This could be attributed to reactions of permeated Cu
electroplating solution with fluoride residues remaining after plasma
etching.1 Several attempts have been made to avoid this failure. A
pore-sealing layer on the porous low-k and a defect-free barrier
metal layer formed by chemical vapor deposition ͑CVD͒ were at-
tempted to prevent such low-k film voiding. However, the CVD
barrier material penetrated into the porous low-k films, resulting in
the rise in k value of the porous low-k films.2 As the thickness of the
barrier metal becomes thinner and thinner on the sidewalls of
trenches and vias, pinholes may not be avoided. Therefore, a new
Cu solution must be developed which does not permeate into the
low-k porous silica films through pinholes in the barrier metals.
We have investigated the effect of Cu electroplating solutions on
the properties of porous silica films.3 There was no change in leak-
age current of the porous silica film with hydrophobic treatment
after dipping it in deionized water. However, the leakage current of
the film increased significantly after dipping it in a Cu electroplating
solution. In general, a Cu electroplating solution is composed of
cupric sulfate solution and three component additives ͑suppressor,
accelerator, and leveler͒. Thus, to identify which one of the compo-
nents is responsible for the increase of leakage current, the influence
of these additives was examined separately. We found that only the
suppressor affects the permeation of the Cu plating solution into the
porous silica films, resulting in increased leakage current.3 In con-
trast, the cupric sulfate solution, containing additives other than the
suppressor, does not increase the leakage current of porous silica
films. Permeation characteristics of the electroplating solution were
examined using polyethylene glycol ͑PEG͒ as a suppressor. It was
found that the permeation of the solution into the porous silica film
depends on the molecular weight ͑Mw͒ of PEG.
Experimental
Fabrication of trench structure in porous silica dielectric
film.— A single-damascene process flow is shown in Fig. 1. First,
25 nm thick SiCN was deposited by plasma chemical vapor deposi-
tion ͑PCVD͒ on a 300 mm Si͑100͒ wafer covered with high-density
plasma ͑HDP͒ SiO2. A porous silica low-k film with a thickness of
140 nm was formed on the wafer by spin-coating of the precursor
solution, which is derived from tetraethoxysilane ͑TEOS͒ and etha-
nol with water, having nonionic surfactant of triblock copolymer
͑EO͒ ͑PO͒ ͑EO͒x.4-6 The film was calcined to burn off the surfac-
x
y
tant and to stabilize the chemical structure of the matrix. The film
was treated with 1,3,5,7-tetramethylcyclotetrasiloxane ͑TMCTS͒ for
enhancing hydrophobicity. The dielectric constant of the film was
2.1. The average pore size of the film was approximately 3 nm, as
measured by small-angle X-ray scattering.5 The porosity of the film
used in the present experiment was 43 5%.7 A 20 nm thick SiOC
or 50 nm thick SiO2 cap was deposited by PCVD on the porous-
silica low-k film. Next, the trench pattern was transferred using a
resist mask with ArF lithography and C5F8/O2-based plasma etch-
ing. After removing the resist by O2 ashing and subsequent wet
cleaning, the trench pattern was transferred to the dielectric stack.
In this paper, the influence of Cu electroplating solutions having
PEG with various molecular weights as a suppressor on the charac-
teristics of porous silica low-k/Cu damascene interconnect was in-
Figure 1. Single-damascene process flow using a resist mask for trench
patterning.
*
Electrochemical Society Active Member.
z E-mail: m-shimoyama@mirai.aist.go.jp
Downloaded on 2015-06-14 to IP 128.218.248.200 address. Redistribution subject to ECS terms of use (see ecsdl.org/site/terms_use) unless CC License in place (see abstract).