Structural properties of low temperature plasma enhanced chemical vapor
deposited silicon oxide films using disilane and nitrous oxide
Juho Songa) and G. S. Lee
Solid State Laboratory, Department of Electrical and Computer Engineering, Louisiana State University,
Baton Rouge, Louisiana 70803
͑
Received 4 August 1995; accepted for publication 20 September 1995͒
The structural properties of low temperature plasma enhanced chemical vapor deposited SiO films
2
using Si H and N O have been studied. It is observed that the degree of compaction of as-deposited
2
6
2
SiO films, upon subsequent annealing, increases up to 4%. The shift of Si-O-Si stretching peak
2
Ϫ1
wave number of the as-deposited SiO 2 films (⌬ϭϪ20 cm ) compared to the undensified
SiO films is attributed to 9.4% increase in the film density, resulting in smaller Si-O-Si bridging
2
bond angle of 138°. It is also believed that the high temperature annealing results in the reduction
of hydroxyl containing species in the film and in turn drives the dielectric constant towards that of
thermal SiO films. © 1995 American Institute of Physics.
2
A great deal of research on the low temperature deposi-
ried out in conventional tube furnace flowing N at different
2
tion of silicon oxide ͑SiO ) films has been reported for ap-
2
temperatures for 30 min. The vibrational properties in the
Ϫ1
plications toward primary insulator layers in the microelec-
tronic industry. One of the more preferred low temperature
deposition techniques is plasma enhanced chemical vapor
deposition ͑PECVD͒, where the plasma dissociation of the
reactant gas molecules enables the deposition temperature to
be further decreased compared to other thermal CVD tech-
4
00–4000 cm wave number range were observed using a
Perkin Elmer Model 1600 Fourier transform infrared spec-
Ϫ1
trophotometer with a resolution of 4 cm . A bare silicon
wafer was used for background subtraction purposes. Al gate
Ϫ3
2
MOS capacitors with predefined area of 2.6ϫ10 cm were
fabricated using a standard photolithography technique to in-
niques. Silane ͑SiH ) as the silicon source and nitrous oxide
4
vestigate the dielectric constant of the SiO films annealed at
2
͑
N O͒ as the oxidant source are typically used in the PECVD
2
different temperatures. Forming gas anneal with 5% H in
2
1
–4
process.
Recently, low temperature SiO deposition pro-
2
N ambient at 400 °C for 30 min was carried out as the
2
cess with disilane ͑Si H ) instead of SiH as the silicon
2
6
4
postmetallization anneal ͑PMA͒ prior to capacitance-voltage
(C–V) measurements.
5
,6
source has been reported, indicating that the SiO films can
2
be deposited even at room temperature due to the high reac-
In Fig. 1, degree of compaction and chemical etch rates
in the P-etching solution are plotted as a function of the
postdeposition annealing temperature. The degree of com-
paction increases with increasing the annealing temperature.
The maximum compaction, as a result of high temperature
annealing, obtained in this study was about 4% when the
tivity of Si H . In this letter, we present the dependence of
2
6
the structural properties of SiO films prepared by low tem-
2
perature PECVD using Si H 6 and N O on the post-
2
2
deposition annealing process.
Chemically polished, 4 in. diameter boron doped silicon
wafers with ͑100͒ orientation and 5–15 ⍀ cm resistivity
were used as the substrates. Deposition of 100 nm thick
SiO films was made in Plasma Therm VII-70 PECVD reac-
2
tor with 2.54 cm electrode spacing and 13.56 MHz operating
rf frequency. The deposition process parameters were main-
tained the same throughout this study. The substrate tempera-
ture was set at 120 °C while the top electrode temperature
was 60 °C. A 140 sccm gas mixture of 4.8% Si H in He and
2
6
pure N O was introduced into the process chamber while the
2
gas flow ratio of N O to Si H was fixed at 50 in order to
2
2
6
ensure the stoichiometry of the SiO films. The process pres-
2
sure and rf power were 700 mTorr and 50 W, respectively.
These conditions gave a deposition rate of 12.5 nm/min and
thickness uniformity of within Ϯ3% across 4 in. wafers. The
conventional RCA cleaning followed by 100:1 parts by vol-
ume of DI water-HF ͑48%͒ dipping was used as predeposi-
tion cleaning procedure. The thickness of the deposited
SiO films was measured using an Applied Materials Ellip-
someter II. The postdeposition annealing processes were car-
FIG. 1. Percentage degree of compaction ͑᭹͒ and etch rate in the P-etching
solution ͑ᮀ͒ of the SiO2 films as a function of postdeposition annealing
temperature. Experimental data at 25 °C are for the as-deposited film. The
circle corresponds to etch rate of the thermal SiO2 films grown at 1000
°C, 0.15 nm/s.
2
a͒Electronic mail: song@max.ee.lsu.edu
2
986
This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
50.135.239.97 On: Fri, 19 Dec 2014 08:06:29
Appl. Phys. Lett. 67 (20), 13 November 1995
0003-6951/95/67(20)/2986/3/$6.00
© 1995 American Institute of Physics
1